JPS6132436Y2 - - Google Patents
Info
- Publication number
- JPS6132436Y2 JPS6132436Y2 JP16806481U JP16806481U JPS6132436Y2 JP S6132436 Y2 JPS6132436 Y2 JP S6132436Y2 JP 16806481 U JP16806481 U JP 16806481U JP 16806481 U JP16806481 U JP 16806481U JP S6132436 Y2 JPS6132436 Y2 JP S6132436Y2
- Authority
- JP
- Japan
- Prior art keywords
- input data
- output
- data
- circuit
- multiplier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16806481U JPS5871846U (ja) | 1981-11-11 | 1981-11-11 | デイジタル乗算回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16806481U JPS5871846U (ja) | 1981-11-11 | 1981-11-11 | デイジタル乗算回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5871846U JPS5871846U (ja) | 1983-05-16 |
| JPS6132436Y2 true JPS6132436Y2 (en]) | 1986-09-20 |
Family
ID=29960120
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16806481U Granted JPS5871846U (ja) | 1981-11-11 | 1981-11-11 | デイジタル乗算回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5871846U (en]) |
-
1981
- 1981-11-11 JP JP16806481U patent/JPS5871846U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5871846U (ja) | 1983-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5535402A (en) | System for (N•M)-bit correlation using N M-bit correlators | |
| US4636856A (en) | Arrangement for two-dimensional DPCM coding | |
| JPH0614194A (ja) | 画像処理装置 | |
| JPS63211881A (ja) | クリップ及び利得デジタル回路 | |
| US4761759A (en) | Absolute value comparator for differences | |
| JPS5838023A (ja) | 第１および第２の２進数の２進減算を行うデジタルフイルタを含む装置 | |
| JPH0693780B2 (ja) | 信号処理回路 | |
| US4648059A (en) | N-bit magnitude comparator | |
| JPH05134851A (ja) | 乗算回路出力方式 | |
| GB2149538A (en) | Digital multiplier | |
| JPS6243637B2 (en]) | ||
| US4924421A (en) | Priority encoding system | |
| JPS6132436Y2 (en]) | ||
| JP2656024B2 (ja) | 変調回路 | |
| US4972502A (en) | Image signal binary encoder | |
| US4658239A (en) | Differential pulse code modulation coder | |
| JPH07118654B2 (ja) | 算術演算装置 | |
| JP2565730B2 (ja) | オーバフロー検出回路 | |
| JPS6352488B2 (en]) | ||
| JPS60142735A (ja) | オ−バ−フロ−検出補正回路 | |
| JPS63139492A (ja) | Ａｃｃ回路 | |
| JP2550597B2 (ja) | ２乗器 | |
| KR950010822B1 (ko) | 다치논리와 2치논리의 배타적 논리합 연산기 및 연산방법 | |
| JPS59163960A (ja) | 画像処理方法 | |
| KR920009069B1 (ko) | 운동량의 비트수 확장 회로 및 방법 |